Skip to main content

VHDL code for Basic Gates

AND Gate

library ieee;

use ieee.std_logic_1164.all;

entity and_gate is

port (a,b : in std_logic ;

c : out std_logic);

end and_gate;

architecture arc of and_gate is

begin

c <= a and b; end arc;


OR Gate

library ieee;

use ieee.std_logic_1164.all;

entity or_gate is

port (a,b : in std_logic ;

c : out std_logic);

end or_gate;

architecture arc of or_gate is

begin

c <= a or b; end arc;



NOT Gate

library ieee;

use ieee.std_logic_1164.all;

entity not_gate is

port (a: in std_logic ;

b : out std_logic);

end not_gate;

architecture arc of not_gate is

begin

b <= not a; end arc;


NAND Gate

library ieee;

use ieee.std_logic_1164.all;

entity nand_gate is

port (a,b : in std_logic ;

c : out std_logic);

end nand_gate;

architecture arc of nand_gate is

begin

c <= a or b; end arc;


NOR Gate

library ieee;

use ieee.std_logic_1164.all;

entity nor_gate is

port (a,b : in std_logic ;

c : out std_logic);

end nor_gate;

architecture arc of nor_gate is

begin

c <= a nor b; end arc;


XOR Gate

library ieee;

use ieee.std_logic_1164.all;

entity xor_gate is

port (a,b : in std_logic ;

c : out std_logic);

end xor_gate;

architecture arc of xor_gate is

begin

c <= a xor b;

end arc;
Labels:

Comments

  1. valli lakshmananNovember 17, 2010 at 5:10 PM

    thank you so much for this blog. it was very useful to me!! i am new to vhdl and so it helped me a lot!!!!

    ReplyDelete
  2. AnonymousAugust 26, 2011 at 11:49 AM

    good

    ReplyDelete
  3. AnonymousNovember 22, 2011 at 7:34 AM

    nice one............

    ReplyDelete
  4. AnonymousJune 3, 2012 at 1:01 PM

    Thanx a lot, these are really helpful.
    Do you have the codes for Multiplexer? 1 bit and 2bit?

    ReplyDelete
    Replies
    1. UnknownJune 11, 2014 at 5:07 AM

      entity counter is
      Port ( clk,reset : in std_logic;
      q : out std_logic_vector(1 downto 0));
      end counter;

      architecture Behavioral of counter is
      type state is (st0,st1,st2,st3);
      signal pstate,nstate:state;
      begin
      process(clk,reset)
      begin
      if(reset='1')then
      pstate<=st0;
      elsif(clk='1' and clk'event)then
      pstate<=nstate;
      else
      null;
      end if;
      end process;
      process(pstate)
      begin
      case pstate is
      when st0=>
      q<="00";
      nstate<=st1;
      when st1=>
      q<="01";
      nstate<=st2;
      when st2=>
      q<="10";
      nstate<=st3;
      when st3=>
      q<="11";
      nstate<=st0;
      end case;
      end process;

      end Behavioral;

      Delete
    2. UnknownJune 11, 2014 at 5:08 AM

      entity counter is
      Port ( clk,reset : in std_logic;
      q : out std_logic_vector(1 downto 0));
      end counter;

      architecture Behavioral of counter is
      type state is (st0,st1,st2,st3);
      signal pstate,nstate:state;
      begin
      process(clk,reset)
      begin
      if(reset='1')then
      pstate<=st0;
      elsif(clk='1' and clk'event)then
      pstate<=nstate;
      else
      null;
      end if;
      end process;
      process(pstate)
      begin
      case pstate is
      when st0=>
      q<="00";
      nstate<=st1;
      when st1=>
      q<="01";
      nstate<=st2;
      when st2=>
      q<="10";
      nstate<=st3;
      when st3=>
      q<="11";
      nstate<=st0;
      end case;
      end process;

      end Behavioral;

      Delete
    3. AnonymousJanuary 28, 2015 at 12:50 AM

      kindly send me the code for PID controller...i'll be highly thankfull to you for this fovor

      Delete
  5. AnonymousJuly 19, 2012 at 3:08 AM

    u r awwsum dude

    ReplyDelete
  6. AnonymousNovember 26, 2012 at 7:27 AM

    2 good.....thanx

    ReplyDelete
  7. sudhiFebruary 20, 2013 at 5:11 AM

    thank you

    ReplyDelete
  8. UnknownMarch 22, 2013 at 2:50 AM

    yeah it is good.. but please also mention architecture's type that it is solved in behaviour type or structural type or else..

    ReplyDelete
  9. AnonymousMarch 24, 2013 at 3:21 AM

    thanks ...

    ReplyDelete
  10. AnonymousAugust 27, 2013 at 8:22 AM

    need behavior codes pl...

    ReplyDelete
  11. AnonymousMarch 28, 2014 at 4:40 PM

    thank you very much

    ReplyDelete
  12. AnonymousNovember 5, 2014 at 8:02 AM

    Thank you :)

    ReplyDelete

Post a Comment

Popular posts from this blog

Master Slave JK Flip Flop

library ieee; use ieee.std_logic_1164.all; entity master_slave_jk is port(j,k,clk:in std_logic;q1,q1x,z1x:inout std_logic; q2,q2x,z2x: inout std_logic); end master_slave_jk; architecture arc of master_slave_jk is begin process(clk) begin if clk='1' then z1x<=(j and (not q2)) or ((not k)and q2); q1<=z1x after 5 ns; q1x<=not z1x after 5ns; else z2x<=(q1 and (not q2)) or ((not q1x)and q2); q2<=z2x after 5 ns; q2x<=not z2x after 5ns; end if; end process; end arc;
4 comments
Read more